View unanswered posts | View active topics It is currently Mon Nov 20, 2017 10:19 pm

Reply to topic  [ 1 post ] 
 8 or 16 bit access in non-cacheable GC RAM 
Author Message

Joined: Sun Dec 11, 2011 5:20 pm
Posts: 1
Dear all,

I would like some feedback on a issue i have.

In GC memory model given by devkitpro examples, the CPU can access its RAM by a cacheable way at address 0x80000000 but also by a non-cacheable way at address 0xC0000000.
For this ,i am OK.

But if a program executes load and store 32bit word (stw, lwz) at address 0xC000XXXX it works.
But if a programm executes load or store 8bit (lwb, stb) at address 0xC000XXXX, it crash.
It seems that the RAM of GC support only burst access from cache and 32bit access but not 8 or 16 bit access .
Tell me if i am right ?

And i do not find any of this hardware behaviour in the YAGCD ?
Can you help me, please ?


Sun Dec 11, 2011 5:22 pm
Display posts from previous:  Sort by  
Reply to topic   [ 1 post ] 

Who is online

Users browsing this forum: No registered users and 2 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
  Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software.
Get devkitPro at Fast, secure and Free Open Source software downloads